_images/SERENITY_logo1.png

Welcome to the SERENITY Technical Specifications!

Scope of this Document

This document describes the basic functionality and technical specifications of the SERENITY read-out board. Three of the stand-out features are:

  • High throughput data processing (acting as a data engine) - up to 10Tbps/board.

  • Adaptable daughter cards and flexibility - choice of FPGA and customisable architecture/topology.

  • The firmware/software framework is written in a versatile “operating system” manner, which should greatly reduce low level development times (and infrastructure overhead), allow high level interfacing (C++/python) and with the feature of algorithmic payloads which can be uploaded and modified independently (required for track finding in CMS).

All content is covered by the Serenity Collaboration Licence (CC BY-NC-ND 4.0).

Pdf Tech Specs

e-reader (epub)

Status of this Document

Technical specifications of the SERENITY read-out board.

  • Rev 1.0: First version from Andy Rose, 31st January 2019.

  • Rev 2.0: Revised - Alex Howard, 11th February 2019.

  • Rev 3.0: Updated to Serenity v1.2 (Greg Iles and Alex Howard), 27th October 2020.